This paper presents a first-order single-ended fullyintegrated Low Pass Filter (LPF) tunable from 114 mHz to 2.5 kHz, designed to conform the output stage of a portable lock-in amplifier requiring f c = 0.5 Hz, 5 Hz cutoff frequencies. It achieves the two target f c over a -40 to 120 °C range with a power consumption of 2.7 µW at 1.8 V supply, compact size and dynamic range above 80 dB.
Motivation
LPFs with very low cutoff frequencies (f c ) are key blocks in front-end sensor interfaces, where they serve as pre-conditioning stages to reduce noise and increase resolution over the frequencies of interest, such as in biomedical systems [1] , or as DC extractors, placed in the last stage of the readout chain and requiring sub-Hz f c , such as in lock-in amplifiers (LIA). The latter is the motivation of this study: the design of a LPF constituting the final stage of a CMOS dual-phase LIA (Fig. 1) to be used in a portable on-chip instrument. Most integrated LIAs use off chip resistors and capacitors, keeping the LPF external, because the integration of low f c filters with low noise and wide linear input range is not trivial, being a real challenge if compact size and low power must be also satisfied.
Proposed LPF
A G m -C approach (Fig. 2 ) is adopted to attain a high impedance input node, which makes straightforward the coupling between stages. The core is a mirrored cascode OTA. The input NMOS differential pair remains unaltered, so that the bias point is not moved from its optimum value. The G m reduction and tuning is done in the output stage, exploiting a cascode current mirror steering technique: the cascode gate voltage VC is replaced by complementary control voltages V  =VCVgc [2] , as shown in Fig. 3 , so that output current is split into currents I A and I B , each with complimentary gain {K i , (1-K i ), 0 < K i < 1}, adjustable depending on the value of V gc . Output B is the integrator output, and output A is kept at V dd /2 to preserve symmetry and assure linear current division. The LPF has been designed in the 0.18 μm CMOS technology from UMC, with Vdd = 1.8 V and Vcm = 0.9 V. The capacitor has been set to 50 pF, considered the maximum practical on-chip value. The bias current IBias is set to 500 nA. The tuning voltage Vgc can be varied in a range from 0 to ~200 mV, ensuring a DC gain error below 0.5 dB and a maximum offset of ±1% over a temperature range from -40 to 120ºC. Fig. 4 shows the filter magnitude response at room temperature by steeping Vgc: the fc can be linearly tuned from 2.5 kHz to 114 mHz. For fc = 0.5, 5 Hz input linear range is 0.13-1.51 V, THD=1%@0.72 mVpp (Fig. 5) and noise 12.8 µVrms, which renders a dynamic range of over 80 dB. The fc variations over corners and temperature can be adjusted to the target values thanks to the proposed scheme. The main performances are summarized in Table 1 and compared with previous designs with similar specifications [1, 3, 4] .
Conclusions
A very low frequency LPF topology has been presented, showing very competitive performances in terms of achievable cut-off frequencies, dynamic range, power consumption and reduced area thanks to the use of a very simple G m reduction-tuning technique based on current steering current mirrors. 
